


14/5/24

BIPOLAR IN TRANSISTOR



- The transistor defined as transferring the signal from low resistance [forward bias] as a input to high resistance [reverse bias as a output]


- There are two types of transistor
i) p-n-p (ii) n-p-n

- Transistor having 3 terminals namely emitter, base and collector


- Emitter :- It emits or inject majority charge carriers [e⁻ or holes] hence it is highly doped.

- base :- It allows to bi-pass majority charge carriers.

- Collector :- It is moderately doped and collects all the majority charge carriers of emitters.






$$I_E = I_B + I_C$$



$$I_B + I_C = I_E$$

- Symbol of transistor



If coming to the base then P type

$$E \rightarrow C$$

leaving base then

n type

$$E \leftarrow C$$

* Types of Configuration:


Based on requirement of current gain or high impedance the transistor configured as

i) C-B Configuration

ii) CE "

iii) CC "

* Common Base (CB) :- The base is common b/w emitter and collector




mA uA mA

$$I_E = I_B + I_C$$

↳ negligible

$$I_B = 0$$

$$I_E = I_C$$



$$O/P = V_{CE} \& I_C$$


I/P Current = I_E

O/P, & I/P values are in phase

" Voltage = V_{CE}



* Common - Emitter

O/P & I/P are in out of phase



Input characters

Output characters



Output Characteristics :-

- It provide 3 different regions
- 1. Saturation :- In this region base and emitter must be forward bias and collector and emitter also to be forward bias. It gives max collector current (IC)
- 2. Cut off :- In this region base emitter is in reversed bias and collector and emitter also to be reversed bias. When BE is reversed bias IB = 0. Current gain = $\beta = \frac{\text{Output Current}}{\text{Input Current}}$

$$\beta = \frac{I_C}{I_B}$$

$$\therefore I_C = \beta I_B$$

$\beta = 100 \sim 100$
↓
Theoretical → practical

$$I_B = 0 \implies I_C = 0$$

In this region the transistor is used as 'switch'

3 Active : In this region base emitter is in forward bias and collector emitter is in reversed bias. In this region transistor is used as amplifier.

In case of common-base configuration the current gain is ' α ' = $\frac{\text{O/P current}}{\text{I/P current}}$

$$I_c = \alpha I_e$$

practical \rightarrow Theory

* Relation b/w α and β

$$\beta = \frac{I_c}{I_b} \quad \alpha = \frac{I_c}{I_e} \quad I_e = I_c + I_b$$

$$\alpha = \frac{I_c}{I_c + I_b}$$

Divide numerator & denominator by I_b

$$= \frac{I_c/I_b}{I_c/I_b + I_b/I_b}$$


$$\alpha = \frac{\beta}{1 + \beta}$$

$$\text{Hly } \beta = \frac{I_c}{I_b}$$

$$\frac{I_c/I_e}{I_e/I_e - I_c/I_e}$$

$$\beta = \frac{\alpha}{1 - \alpha}$$

DC load line



Finding the max collector current and max collector emitter voltage is called DC load line. To obtain DC load line apply KVL to the output of the given circuit.

$$+V_{CC} - V_O - V_{CE} = 0$$

$$V_{CE} = V_{CC} - V_O$$


$$V_{CE} = V_{CC} - I_C R_C \quad \text{--- (1) [standard eqn]}$$

① $I_C = 0$

$$V_{CE_{max}} = V_{CC}$$


② $V_{CE} = 0$


$$I_C = \frac{V_{CC}}{R_C}$$



Q = stable point

Q Draw the DC load line if $V_{CC} = 12.5$, $R_C = 2.5 k\Omega$ what will be the Q point if $I_B = 20 \mu A$ and $\beta = 0.99$





$$I_c = \frac{V_{cc}}{R_c} = \frac{12.5}{2.5 \times 10^3}$$

$$I_c = 5 \text{ mA}$$

$$I_B = 20 \mu\text{A}, \quad I_c = 5 \text{ mA}$$

$$\beta = \frac{\alpha}{1 - \alpha}$$

$$= \frac{0.99}{1 - 0.99}$$

$$\beta = 99$$

$$\beta = \frac{I_c}{I_B}$$

$$99 = \frac{5 \times 10^{-3}}{I_B \times 20 \times 10^{-6}}$$

$$I_B = \frac{99 \times 5 \times 10^{-3}}{99 \times 20 \times 10^{-6}} = I_{B0}$$

$$I_c = 1.98 \times 10^{-3} \text{ A}$$

$$I_c R_c = V_{cc}$$

$$1.98 \times 10^{-3} \times 2.5 = V_{cc}$$

$$V_{cc} = 4.95 \times 10^{-3}$$

$$V_{cc} = 12.5 - 1.98 \times 2.5 \times 10^{-3}$$



$$= 12.5 - 4.95 \times 10^{-3}$$

$$V_{cc} = 12.495$$

$\beta = 50$

(2)

Determine Q point and Draw the DC load line for silicon transistor



→ By applying KVL on output side

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$I_C = 0$$

$$V_{CE} = V_{CC}$$

$$V_{CE} = 10 \text{ V}$$

$$0 = V_{CC} - I_C R_C$$

$$\frac{V_{CC}}{R_C} = I_C$$

$$\frac{10}{1000} = I_C$$

$$I_C = 0.01 \text{ A}$$

$$\beta = \frac{I_C}{I_B}$$

$$I_B = \frac{I_C}{\beta}$$

$$I_B = \frac{10 \text{ V}}{R_B}$$

$$= \frac{10 - 0.7}{65 \times 10^3}$$

$$I_B = 1.43 \times 10^{-4} \text{ A}$$

$$= 143 \mu\text{A}$$

$$V_{BB} - I_B R_B - V_{BE} = 0$$

$$V_{BB} - I_B R_B - V_{BE} = 0$$

$$10 - I_B (65 \times 10^3) - 0.7 = 0$$

$$+ I_B (65 \times 10^3) = 9.3$$

$$I_B = \frac{9.3}{65 \times 10^3}$$

$$65 \times 10^3$$

To Determine the value of Q point we need to identify the base current (Input current) by applying KVL to input side.

$$V_{CE} = V_{CC} - I_C R_C$$

$$= 10 - (7.49 \times 10^{-3}) (1 \times 10^3)$$

$$= 10 - 7.49$$

$$= 2.51 \text{ V}$$

$$V_{CE} = 2.51 \text{ V}$$

$$\beta = \frac{I_C}{I_B}$$

$$50 \times 143 \times 10^{-6} = I_C$$

$$7.15 \times 10^{-3} = I_C$$

* Need of Biasing :-
- To maintain proper zero signalling

- To maintain proper V_{BE} and V_{CE} .

* The collector current should ~~not~~ change its position [Operating pt]. But the operating pt suppose to be change due to base current hence the proper design has to be established

* Note :- In [Case] of [CE] the output signal is amplified but there is a phase shift w.r. to input signal.

In case of CB the output signal is in phase w.r. to input signal [amplification is based on resistor].